

An Efficient Design of Dynamic Viterbi Decoder Architecture

Mr Girish Satardekar ¹, Mrs. Sonia Kuwelkar ²

¹Goa College of Engineering/ E&TC dept.,Farmagudi,Ponda,Goa, India

¹girishsatardekar@gmail.com

²Goa College of Engineering/E&TC dept.,Farmagudi,Ponda,Goa, India

²sonia@gec.ac.in

Abstract-The emerging applications of wireless networks enforce new challenges in design of algorithms and communication protocols. In such scenario of challenges, coding for error control has become extremely important to provide robust communication and maintain quality of service. One method to improve Bit Error Rate (BER) while maintaining high data reliability, is to use an error correction technique like the Viterbi algorithm. The Viterbi algorithm provides an efficient method for Forward Error Correction (FEC) that improves channel reliability. As constraint length associated with input bits increases it needs to implement it with lesser computations and lesser hardware to decode the original data. Therefore Dynamic Viterbi Algorithm is used for decoding which reduces error probability, computation and employ lesser hardware with increased speed. The purpose of this paper is to understand Viterbi Algorithm, Adaptive Viterbi Algorithm and to find the alternative to shortcomings in the design and implement the idea on a hardware.

Index terms:-Dynamic Viterbi decoder, constraint length, Adaptive Viterbi decoder, forward error correcting codes.

I. INTRODUCTION

In most communication system nowadays, a convolutional code is a kind of error correcting code that generates parity symbols via the sliding application of a Boolean function to a data stream [1]. The sliding application represents the 'convolution' of the encoder over the data, which gives rise to the term 'convolutional coding.' The sliding nature of the convolutional codes facilitates trellis decoding using a time-invariant trellis.

Time invariant trellis decoding allows convolutional codes to be maximum-likelihood soft-decision decoded with reasonable complexity. The ability to perform economical maximum likelihood soft decision decoding is one of the major benefits of convolutional codes. This is in contrast to classic block codes, which are generally represented by a time-variant trellis and therefore are typically hard-decision decoded. Viterbi decoding algorithm is being widely used in many wireless and mobile communication systems for optimal decoding of convolutional codes.

II. CONVOLUTIONAL ENCODER

Convolutional encoding is widely used in communication systems as forward error correction scheme. Convolutional codes are also used as a building block in more powerful modern codes, such as turbo codes, which are

used in wide-area cellular wireless network standards such as 3G, LTE, and 4G. This encoding scheme is often used in space communications and wireless communications. A convolutional encoder is a finite state machine, where the output is a function of the current state and the current input. Opposed to block codes convolutional codes don't divide data bits into blocks.




Fig 1: Convolutional Encoder (rate=1/2)

The convolutional encoder in figure 1 produces two output bits for single bit of input signal, therefore it is called a rate 1/2 encoder. Convolutional encoder are commonly specified by three parameters; (n,k,m).

n = number of output bits

k = number of input bits

m = number of memory registers (flip flops)

The quantity k/n called the code rate, is a measure of the efficiency of the code. Commonly k and n parameters range from 1 to 8, m from 2 to 10 and the code rate from 1/8 to 7/8 except for deep space applications where code rates as low as 1/100 or even longer have been employed.

The constraint length, K , is the number of input frames that are held in the K -bit shift register.

Convolutional encoder can be described in terms of state table, state diagram and trellis diagram.




Fig 2: State Diagram

III. VITERBI DECODER

This section describes various parts of Viterbi decoder and algorithm[2]. The Viterbi decoder receives successive code symbols, in which the boundaries of the symbols and the frames have been identified. The Viterbi decoder is basically divided into two types

A. Hard decision Viterbi decoding

In received signal, the voltages have been digitized to form a received bit sequence. If we decode this received bit sequence, the decoding process is termed hard decision decoding (aka "hard decoding")[3].

In the hard-decision decoding, the path through the Trellis is determined using the Hamming distance measure. Thus, the most optimal path through the trellis is the path with the minimum Hamming distance. In this type of decoding it shows only two possibilities, one is the presence of signal and the other is absence of signal i.e. either '1' or '0'.

The Hamming distance can be defined as a number of bits that are different between the observed symbol at the decoder and the sent symbol from the encoder. Furthermore, the hard decision decoding applies one bit quantization on the received bits.

B. Soft decision Viterbi decoding

Soft-decision decoding is applied for the maximum likelihood decoding, when the data is transmitted over the Gaussian channel. On the contrary to the hard decision decoding, the soft decision decoding uses multi-bit quantization for the received bits, and Euclidean distance as a distance measure instead of the hamming distance[3].

C. Viterbi Decoder Architecture

A hardware Viterbi decoder for basic (not punctured) code usually consists of the following major blocks:

- Branch metric unit (BMU)
- Add Compare Select Unit(ACSU)
- Survivor memory unit (SMU)

In the below fig.3 the encoded data input is given to the branch metric unit which gives the branch metrics, and these branch metrics are again given to the add compare and select unit which again produces the path metrics from which using trace back method the decoded stream is obtained[6].




Fig 3: Viterbi decoder architecture

The block diagram of the hardware Viterbi decoder is shown in fig. 3.

D. Viterbi Algorithm

The Viterbi decoding algorithm, proposed in 1967 by Viterbi, is a decoding process for convolutional codes in memory-less noise. The algorithm can be applied to a host of problems encountered in the design of communication systems. The Viterbi Algorithm (VA) finds the most-likelihood path transition sequence in a state diagram, given a sequence of symbols[5].

A Viterbi algorithm consists of the following three major parts:

A. Branch metric calculation

Calculation of a distance between the input pair of bits and the four possible "ideal" pairs ("00", "01", "10", "11") encoder. Here the received data symbols are compared to the ideal outputs of the encoder from the transmitter and branch metric is calculated.

B. Path metric calculation

The PMU calculates new path metric values and decision values. Because each state can be achieved from two states from the earlier stage, there are two possible path metrics coming to the current state. The core elements of a PMU are ACS (Add-Compare-Select) units.




Fig 4: Trellis Diagram

C. Trace back

This step is necessary for hardware implementations that don't store full information about the survivor paths, but store only one bit decision every time when one survivor path is selected from the two.

IV. ADAPTIVE VITERBI DECODER (AVD)

The aim of the adaptive Viterbi algorithm is to reduce the average computation and path storage required by the Viterbi algorithm. Instead of computing and retaining all $2K-1$ possible paths, only those paths which satisfy certain cost conditions are retained for each received symbol at each state node. Path retention is based on the following criteria.

1. A threshold T indicates that a path is retained if its path cost is less than $d_m + T$, where d_m is the minimum cost among all surviving paths in the previous trellis stage.

2. The total number of survivor paths per trellis stage is limited to a fixed number, K_{max} , which is pre-set prior to the start of communication.

Path metrics are marked in bold on the nodes; dot lines indicate the least error path, upper branch indicates input bit '0', lower branch indicates input bit '1'. Output bits corresponding to the given input bit and state is shown on the branches.




Fig 5: Trellis diagram for a hard-decision Adaptive Viterbi Decoder with $T = 1$ and $K = 3$.

V. DYNAMIC VITERBI DECODER

As seen in above Viterbi algorithm and Adaptive Viterbi algorithm, there is lot of computation involved and chances of error probability.

Viterbi algorithm calculates maximum likelihood path through the trellis but it involves lot of computation since it calculates all the branch distances within a trellis and compares at the end the least metric path.

As a modification to Viterbi algorithm is done in adaptive Viterbi algorithm where average computation and path storage required by the AVD are reduced. Also instead of computing and retaining all 2^{k-1} possible paths, only those paths which satisfy certain cost conditions are retained for each received symbol at each state node. But in the process of reducing the computation by half, there is increase in probability of error while decoding. The solution to the shortcomings of both the above methods is proposed in this paper.

In Dynamic Viterbi Decoder we choose the threshold according to the nature of the transmitting channel. Instead of choosing threshold $T=1$ as seen in above example of Adaptive Viterbi Decoder, we set threshold by understanding the channel. If the channel is very noisy threshold value increases and vice versa.

For this design initially a training sequence is sent from encoder and transmitted through the channel. The decoder output is compared to encoder output, this determines the number of errors occurred while transmission. From this we set the threshold as this value is related to number of errors, (number of errors = threshold value).

Considering example shown in fig 5 of Adaptive Viterbi Decoder, if both the initial bits (00) were in error practically but according to AVD example if we considered (11) to have received then we would have to choose other path which is actually rejected in AVD.

This design overcomes this problem by choosing threshold in such a way that it will allow paths not to reject directly but retain until the cost conditions are satisfied. In this design there is a complexity of computation but error probability is checked.

VI. CONCLUSION

This paper starts with a study of understanding of Viterbi decoder and optimisation techniques of the same. This leads to scheme called Adaptive Viterbi Decoder algorithm which reduces computation by almost 50% and higher speed but it gives rise in error probability. The Dynamic Viterbi Decoder proposed in this paper overcomes the computational and hardware complexity of Viterbi decoder, also it reduces the error probability of Adaptive Viterbi Decoder.

REFERENCES

- [1] T. Kalavathidevi and C. Venkatesh, "Area Efficient Low Power VLSI Architecture for A Viterbi Decoder Using Gate Diffusion Input(GDI) Logic Style", European Journal of Scientific Research, Vol. 49, no.4, pp. 521-532, March 2011.
- [2] C. Arun and P. Rajamani, "Design and VLSI implementation of a low probability of error viterbi decoder," First international conference on Emerging trends in Engineering and technology, pp. 418-423, 2008.
- [3] T. Gemmeke, V. S. Gierenz, and T. G. Noll, "RTL implementation of viterbi decoder," Dept. Of Computer Engineering, IEEE Transactions on circuits and systems, June 2006.
- [4] S. Swaminathan, R. Tessier, D. Goeckel, and W. Burleson, "A dynamically reconfigurable adaptive viterbi decoder," Monterey, California, USA, February 24-26, 2002.
- [5] Mahender Veshala, Tualsagari Padmaja, Karthik Ghanta, "FPGA Based Design and Implementation of Modified Viterbi Decoder for a Wi-Fi Receiver," IEEE Conference on Information and Communication Technologies (ICT 2013), 2013.
- [6] Ms.G.S. Suganya, Ms. G.kavya, "RTL Design and VLSI Implementation of an efficient Convolutional Encoder and Adaptive Viterbi Decoder, International conference on Communication and Signal Processing, April 3-5, 2013.